Translation Lookaside Buffer

Updated: Oct 5th, 2023

---

TLB Shootdown

Small set-associative hardware cache in MMU

Maps virtual page numbers to physical page numbers

Contains complete page table entries for small number of pages

TLB 的构造

TLB 和一般的 [[ CPU Cache ]] 差不多，会把 VPN （Virtual Page Number）分成TLB Tag和 TLB Index，来访问 cache。

(图源：CSAPP 课件)

一般的操作

TLB Hit

A TLB hit eliminates a cache/memory access

(图源：CSAPP 课件)

TLB Miss

A TLB miss incurs an additional cache/memory access (the PTE)

TLB on Modern CPU

reverse engineer of TLB [1]

[1]

A. Tatar, D. Trujillo, C. Giuffrida, and H. Bos, “{TLB;DR}: Enhancing {TLB-based} Attacks with {TLB} Desynchronized Reverse Engineering,” 2022, pp. 989–1007 [Online]. Available: https://www.usenix.org/conference/usenixsecurity22/presentation/tatar. [Accessed: 14-Sep-2023]

---

Instead of authenticating the giscus application, you can also comment directly on GitHub.

TOC

• TLB 的构造
• 一般的操作
  • TLB Hit
  • TLB Miss
• TLB on Modern CPU

---

Notes mentioning this note

There are no notes linking to this note.

---