本文工作主要分为这几类,另外考虑到2019年的时候真实的PM(傲腾持久内存,简称DCPMM)才正式开放售卖,因此这些文章都会标注(在模拟器上测试or在DCPMM上测试):
[1]
P.
Zuo and Y. Hua, “A Write-friendly Hashing Scheme for Non-volatile
Memory Systems,” 2017, p. 10.
[2]
P.
Zuo, Y. Hua, and J. Wu, “Write-optimized and high-performance
hashing index scheme for persistent memory,” in Proceedings
of the 13th USENIX conference on Operating Systems Design and
Implementation, Carlsbad, CA, USA, 2018, pp. 461–476.
[3]
M.
Nam, H. Cha, Y.-R. Choi, S. H. Noh, and B. Nam, “Write-optimized
dynamic hashing for persistent memory,” in Proceedings of the
17th USENIX Conference on File and Storage Technologies, Boston,
MA, USA, 2019, pp. 31–44.
[4]
B.
Lu, X. Hao, T. Wang, and E. Lo,
“Dash: scalable hashing on
persistent memory,” Proc. VLDB Endow., vol. 13, no. 8,
pp. 1147–1161, Apr. 2020, doi:
10.14778/3389133.3389134.
[Online]. Available:
https://doi.org/10.14778/3389133.3389134.
[Accessed: 30-Jul-2020]
[5]
X.
Zou et al., “HMEH: write-optimal extendible hashing for
hybrid DRAM-NVM memory,” 2020, p. 11.
[7]
S.
Venkataraman, N. Tolia, P. Ranganathan, and R. H. Campbell,
“Consistent and durable data structures for non-volatile
byte-addressable memory,” in Proceedings of the 9th USENIX
conference on File and stroage technologies, USA, 2011, p. 5.
[9]
J.
Yang, Q. Wei, C. Chen, C. Wang, K. L. Yong, and B. He, “NV-Tree:
reducing consistency cost for NVM-based single level systems,” in
Proceedings of the 13th USENIX Conference on File and Storage
Technologies, USA, 2015, pp. 167–181.
[10]
I.
Oukid, J. Lasperas, A. Nica, T. Willhalm, and W. Lehner,
“FPTree:
A Hybrid SCM-DRAM Persistent and Concurrent B-Tree for Storage Class
Memory,” in
Proceedings of the 2016 International Conference
on Management of Data, New York, NY, USA, 2016, pp. 371–386, doi:
10.1145/2882903.2915251
[Online]. Available:
https://doi.org/10.1145/2882903.2915251.
[Accessed: 12-Aug-2020]
[11]
J.
Arulraj, J. Levandoski, U. F. Minhas, and P.-A. Larson,
“Bztree: a
high-performance latch-free range index for non-volatile memory,”
Proc. VLDB Endow., vol. 11, no. 5, pp. 553–565, Jan. 2018, doi:
10.1145/3164135.3164147.
[Online]. Available:
https://doi.org/10.1145/3164135.3164147.
[Accessed: 22-Feb-2021]
[12]
T.
Wang, J. Levandoski, and P. Larson,
“Easy Lock-Free Indexing in
Non-Volatile Memory,” in
2018 IEEE 34th International
Conference on Data Engineering (ICDE), 2018, pp. 461–472, doi:
10.1109/ICDE.2018.00049.
[13]
Y.
Chen, Y. Lu, K. Fang, Q. Wang, and J. Shu,
“uTree: a persistent
B+-tree with low tail latency,” Proc. VLDB Endow., vol.
13, no. 12, pp. 2634–2648, Jul. 2020, doi:
10.14778/3407790.3407850.
[Online]. Available:
https://doi.org/10.14778/3407790.3407850.
[Accessed: 06-Apr-2021]
[15]
S.
K. Lee, K. H. Lim, H. Song, B. Nam, and S. H. Noh, “WORT: write
optimal radix tree for persistent memory storage systems,” in
Proceedings of the 15th Usenix Conference on File and Storage
Technologies, USA, 2017, pp. 257–270.
[16]
W.
Pan, T. Xie, and X. Song,
“HART: A Concurrent Hash-Assisted Radix
Tree for DRAM-PM Hybrid Memory Systems,” in
2019 IEEE
International Parallel and Distributed Processing Symposium
(IPDPS), 2019, pp. 921–931, doi:
10.1109/IPDPS.2019.00100.
[18]
T.
David, A. Dragojević, R. Guerraoui, and I. Zablotchi, “Log-free
concurrent data structures,” in Proceedings of the 2018
USENIX Conference on Usenix Annual Technical Conference, USA, 2018,
pp. 373–385.
[19]
S.
K. Lee, J. Mohan, S. Kashyap, T. Kim, and V. Chidambaram,
“Recipe:
converting concurrent DRAM indexes to persistent-memory indexes,”
in
Proceedings of the 27th ACM Symposium on Operating Systems
Principles, Huntsville, Ontario, Canada, 2019, pp. 462–477, doi:
10.1145/3341301.3359635
[Online]. Available:
https://doi.org/10.1145/3341301.3359635.
[Accessed: 26-Jul-2020]
[20]
A.
Memaripour, J. Izraelevitz, and S. Swanson,
“Pronto: Easy and Fast
Persistence for Volatile Data Structures,” in
Proceedings of
the Twenty-Fifth International Conference on Architectural Support for
Programming Languages and Operating Systems, New York, NY, USA,
2020, pp. 789–806, doi:
10.1145/3373376.3378456
[Online]. Available:
https://doi.org/10.1145/3373376.3378456.
[Accessed: 13-Aug-2020]
[21]
S.
Haria, M. D. Hill, and M. M. Swift,
“MOD: Minimally Ordered
Durable Datastructures for Persistent Memory,” in
Proceedings
of the Twenty-Fifth International Conference on Architectural Support
for Programming Languages and Operating Systems, Lausanne,
Switzerland, 2020, pp. 775–788, doi:
10.1145/3373376.3378472
[Online]. Available:
https://doi.org/10.1145/3373376.3378472.
[Accessed: 04-May-2020]
[22]
M.
Friedman, N. Ben-David, Y. Wei, G. E. Blelloch, and E. Petrank,
“NVTraverse: in NVRAM data structures, the destination is more
important than the journey,” in
Proceedings of the 41st ACM
SIGPLAN Conference on Programming Language Design and
Implementation, New York, NY, USA, 2020, pp. 377–392, doi:
10.1145/3385412.3386031
[Online]. Available:
https://doi.org/10.1145/3385412.3386031.
[Accessed: 12-Aug-2021]
[25]
L.
Lersch, X. Hao, I. Oukid, T. Wang, and T. Willhalm,
“Evaluating
persistent memory range indexes,” Proc. VLDB Endow.,
vol. 13, no. 4, pp. 574–587, Dec. 2019, doi:
10.14778/3372716.3372728.
[Online]. Available:
https://doi.org/10.14778/3372716.3372728.
[Accessed: 28-Jan-2021]
[26]
D.
Hu, Z. Chen, J. Wu, J. Sun, and H. Chen, “Persistent Memory Hash
Indexes: An Experimental Evaluation,” Proc. VLDB Endow.,
2021.